Commit 22d0f7fc2ec646393b7e119543681aa975b97102
1 parent
b07f70ada3
Exists in
master
and in
5 other branches
Release v2.0 Reworked the entire design using Systemverilog. Using a newer board…
… DE1-SoC as the target device.
Warning! This is a large diff.
To preserve performance the diff is not shown. Please, download the diff as plain diff or email patch instead.
Showing 121 changed files with 484954 additions and 168110 deletions Side-by-side Diff
- Control Panel/DE2_Control_Panel.exe
- Control Panel/DE2_USB_API.pof
- Control Panel/DE2_USB_API.sof
- Control Panel/FTD2XX.DLL
- DE2_pin_assignments.csv
- README.md
- README.txt
- doc/Pipeline.pptx
- doc/Walkthrough.docx
- doc/benchmarks.pdf
- doc/walk_through.txt
- hexfiles/coin.16bit.bank0.hex
- hexfiles/coin.16bit.bank1.hex
- hexfiles/coin.c
- hexfiles/coin.dis
- hexfiles/coin.hex
- hexfiles/esift.16bit.bank0.hex
- hexfiles/esift.16bit.bank1.hex
- hexfiles/esift.dis
- hexfiles/esift.hex
- hexfiles/esift2.16bit.bank0.hex
- hexfiles/esift2.16bit.bank1.hex
- hexfiles/esift2.c
- hexfiles/esift2.hex
- hexfiles/hex2banks.py
- hexfiles/nqueens.16bit.bank0.hex
- hexfiles/nqueens.16bit.bank1.hex
- hexfiles/nqueens.asm
- hexfiles/nqueens.dis
- hexfiles/nqueens.hex
- hexfiles/qsort.16bit.bank0.hex
- hexfiles/qsort.16bit.bank1.hex
- hexfiles/qsort.dis
- hexfiles/qsort.hex
- hexfiles/queens.c
- hexfiles/quickSort.c
- hexfiles/readme.txt
- mips_cpu.sdc
- mips_cpu/ip/Avalon_MM_Masters/ALTERA_LOGO_ANIM.gif
- mips_cpu/ip/Avalon_MM_Masters/Avalon_MM_Masters_Readme.pdf
- mips_cpu/ip/Avalon_MM_Masters/burst_read_master.v
- mips_cpu/ip/Avalon_MM_Masters/burst_write_master.v
- mips_cpu/ip/Avalon_MM_Masters/custom_master.v
- mips_cpu/ip/Avalon_MM_Masters/custom_masters_hw.tcl
- mips_cpu/ip/Avalon_MM_Masters/latency_aware_read_master.v
- mips_cpu/ip/Avalon_MM_Masters/readme.txt
- mips_cpu/ip/Avalon_MM_Masters/write_master.v
- mips_cpu/ip/sdr_sdram/readme.txt
- mips_cpu/ip/sdr_sdram/sdr.v
- mips_cpu/ip/sdr_sdram/sdr_module.v
- mips_cpu/ip/sdr_sdram/sdr_parameters.vh
- mips_cpu/ip/sdr_sdram/test.v
- mips_cpu/memory_interfaces.sv
- mips_cpu/mips_core/alu.sv
- mips_cpu/mips_core/branch_controller.sv
- mips_cpu/mips_core/cache_bank.sv
- mips_cpu/mips_core/d_cache.sv
- mips_cpu/mips_core/decoder.sv
- mips_cpu/mips_core/fetch_unit.sv
- mips_cpu/mips_core/forward_unit.sv
- mips_cpu/mips_core/glue_circuits.sv
- mips_cpu/mips_core/hazard_controller.sv
- mips_cpu/mips_core/i_cache.sv
- mips_cpu/mips_core/mips_core.sv
- mips_cpu/mips_core/mips_core.svh
- mips_cpu/mips_core/mips_core_interfaces.sv
- mips_cpu/mips_core/mips_core_pkg.sv
- mips_cpu/mips_core/pipeline_registers.sv
- mips_cpu/mips_core/reg_file.sv
- mips_cpu/mips_cpu.done
- mips_cpu/mips_cpu.qpf
- mips_cpu/mips_cpu.qsf
- mips_cpu/mips_cpu.sdc
- mips_cpu/mips_cpu.sv
- mips_cpu/mips_cpu.svh
- mips_cpu/mips_cpu_assignment_defaults.qdf
- mips_cpu/mips_cpu_pkg.sv
- mips_cpu/pass_done_interface.sv
- mips_cpu/sdram.qsys
- mips_cpu/testbench.do
- mips_cpu/testbench.sv
- mips_cpu/wave.do
- ref/benchmarks.pdf
- src/DisplayDecoder.v
- src/alu.v
- src/core_memory_arbiter.v
- src/d_cache.v
- src/decoder.v
- src/fetch_unit.v
- src/flashreader.v
- src/forwarding_unit.v
- src/hazard_detection_unit.v
- src/hexfiles/coin.c
- src/hexfiles/coin.dis
- src/hexfiles/coin.hex
- src/hexfiles/esift.dis
- src/hexfiles/esift.hex
- src/hexfiles/esift2.c
- src/hexfiles/esift2.hex
- src/hexfiles/nqueens.asm
- src/hexfiles/nqueens.dis
- src/hexfiles/nqueens.hex
- src/hexfiles/qsort.dis
- src/hexfiles/qsort.hex
- src/hexfiles/queens.c
- src/hexfiles/quickSort.c
- src/i_cache.v
- src/memory_arbiter.v
- src/mips_core.v
- src/mips_cpu.v
- src/mt48lc4m16a2.v
- src/pipe_dec_ex.v
- src/pipe_ex_mem.v
- src/pipe_if_dec.v
- src/pipe_mem_wb.v
- src/pll.v
- src/regfile.v
- src/sdram_controller.v
- src/test_mips_cpu.v
- src/transcript
- src/wavesetup.do